Abstract: This paper deals with the speed optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA). The presented scheduling algorithm use Integer Linear Programming (ILP) while complex algorithm structure is modeled by system of linear inequalities. The method is demonstrated on a LQ control algorithm. An advantage of the presented scheduling method is its suitability for algorithms with longer iteration period.
INTRODUCTION
This paper deals with the scheduling of iterative control algorithms, where K iterations have to be executed each sampling period in order to achieve the desired sampling period. Such control algorithms usually contain rather complex data computations, usually expressed in the form of matrix operations and implemented as nested loops. In this paper we deal with a target hardware based on FPGA (constituted by several pipelined specialized arithmetic units). The presented method is aimed to schedule described control algorithms on FPGA architectures. We solve the scheduling problem by Integer Linear Programming (ILP), while achieving the optimal schedule, i.e. schedule with minimal sampling period. Thanks to an efficient representation of imperfectly nested loops we are able to handle scheduling problems of significant size as demonstrated on LQ control algorithm.
The FPGA design gets complicated, due to the representation of real numbers. One solution is to use an arithmetic library implementing a 32-bit floating point number system, compliant with IEEE standards Cel [2004] . An alternative solution is to use the logarithmic number system arithmetic, where a real number is represented as the fixed-point value of base two logarithm of its absolute value Matoušek et al. [2002] . In each case, rather complex arithmetic is required. Therefore, scheduling of such dedicated HW resources has to carefully consider the algorithm structure, in order to achieve the desired performance of applications. Scheduling also helps to choose the appropriate arithmetic library prior to the algorithm implementation.
Related Work
An iterative algorithm can be seen as a computation loop performing an identical set of operations repeatedly (one ⋆ This work was supported by the Ministry of Education of the Czech Republic under research programme MSM6840770038 and by the ARTIST2 Network of Excellence on Embedded Systems Design repetition of the loop is called an iteration). When the number of iterations is large enough, the optimization can be performed by cyclic scheduling while minimizing the completion time of the set of K iterations (within sampling period). If operations belonging to different iterations interleave, the schedule is called overlapped Sindorf and Gerez [2000] . Efficient exploitation of the schedule overlap and pipelining is rather difficult to achieve in manual design.
The periodic schedule is given by a schedule of one iteration that is repeated with a fixed time interval called a period (also called initiation interval ). The aim is to find a periodic schedule with a minimum period. If the number of processors is not limited, a periodic schedule can be built in polynomial time Hanen and Munier [1995] . For a fixed number of processors the problem becomes NPhard Hanen and Munier [1995] . The general solution to this problem is shown e.g. in Fimmel and Müller [2001] . Cyclic scheduling presented inŠůcha et al. [2004] is not dependent on the period length and with respect to Fimmel and Müller [2001] it leads to simpler problem formulation with less integer variables. Moreover, this model allows to reduce number of interconnections by minimization of the data transfers as shown in Pohl et al. [2005] . Modulo scheduling and software pipelining [Rau and Glaeser, 1981] are related terms to cyclic scheduling, which are usually used in the compiler community.
For practical reasons, we usually do not want to expand matrix operations inside iterative loop into scalar operations, since we want to achieve regularity of the schedule (efficiently implemented in the form of the nested loops) and we want to prevent enormous growth in the number of the scheduled tasks (i.e. to prevent the growth of computation time required by the scheduling algorithm). Therefore, we intend to schedule matrix operations in the form of nested loops.
A great deal of work in this field has been focused on perfectly-nested loops (i.e. all elementary operations are contained in the innermost loop). For example, one of the often used optimization approaches called loop shifting (operations from one iteration of the loop body are moved to its previous iteration) was recently extended in Gupta et al. [2004] , Darte and Huard [2000] . Another approach is the unroll-and-jam (also called unfolding or unwinding) Carr et al. [1996] , which partially unrolls one or more loops higher in the nest than the innermost loop, and fuses the resulting loops back together. Improvement by unroll-and-squash technique has been shown in Petkov et al. [2002] .
In the case of LQ controller, the loops are imperfectlynested (i.e. some elementary operations are not contained in the innermost loop). Existing compilers usually use heuristics transforming them into perfectly-nested loops Wolfe [1995] . The tiling method, extended for imperfectly-nested loops, is discussed in Ahmed et al. [2000] . Loop tiling is a transformation technique, which divides the iteration space of loop computations into tiles (or blocks) of some size and shape, so that traversing the tiles results in covering the whole iteration space Wolfe [1995] . However, such approaches can greatly expand the code size, which is unacceptable with respect to the limited size of FPGAs as well as to the number of interconnections in the design.
In paperŠůcha et al. [2007] , we presented a method for scheduling of iterative algorithms with imperfectly-nested loops on the set of pipelined dedicated processors. The method is based on cyclic scheduling of iterative algorithms where matrix operations are modeled by "united edges" and "processing time fusion". The method is based on the construction of an abstract model, which models the nested loops, and which is optimally scheduled using integer linear programming (ILP).
A lot of research has been done in scheduling of nested loops as mentioned above. Our method differs in mathematic formulation of the scheduling problem which leads to simpler code and therefore more efficient FPGA implementation. Applications requiring matrix operations usually lead to schedules with long period. Therefore classical (time-indexed) ILP formulations of cyclic scheduling (e.g. Sindorf and Gerez [2000] ), where the number of integer/binary variables (and also time complexity) depends on the period length, are inconvenient in this framework. Number of integer/binary variables of our ILP model is independent of period length.
Outline
In this paper we show, how to apply our methodŠůcha et al. [2007] on the LQ control algorithm. To achieve an acceptable computational performance and precision, the iterative algorithm has to be implemented using floating-point arithmetics. We consider two libraries of arithmetic units (Celoxica pipelined floating-point library (FP32) Cel [2004] and High-Speed Logarithmic Arithmetics (HSLA) Matoušek et al. [2002] ) and we show that by using the presented method, the optimal architecture can be chosen for a given algorithm prior to its implementation.
The paper is organized as follows: in the next section the LQ control algorithm is briefly outlined. Section 3 surveys the scheduling of iterative algorithms (considering only scalar variables) on the set of dedicated processors by Integer Linear Programming. Section 4 presents scheduling of iterative algorithms with imperfectly-nested loops, illustrated by the parallelization of the LQ control algorithm. Section 5 presents experimental results and the last section concludes the work.
LQ CONTROL PROBLEM
The LQ (linear-quadratic) control problem, initiated by Kalman [1960] , is one of the most important classes of optimal control problems, in both theory and applications. The problem, finding the optimal infinite-horizon LQ controller, lies in determination of the optimal state-feedback gain (Kalman gain K) through the discrete-time algebraic Riccati equation. The Kalman gain can be evaluated as shown in Figure 1 . T is time horizon of control and t is discrete time. Matrices A and B describes the state-space representation of the controlled system. The weighting matrices Q and R are user specified and define the trade-off between regulation performance (how fast goes to zero) and control effort. Matrix P is a solution of the discrete-time algebraic Riccati equation.
FORMULATION AND SOLUTION OF THE SCHEDULING PROBLEM
The iterative procedure, as the one mentioned in the previous section, can be implemented as a computation loop performing an identical set of operations repeatedly. Therefore our work, dealing with an optimized implementation of such procedures, is based on cyclic scheduling.
Cyclic Scheduling Problem
Operations in a computation loop can be considered as a set of n generic tasks T = {T 1 , T 2 , ..., T n } to be performed K times where K is usually very large. One execution of T labeled with integer index k ≥ 1 is called an iteration. The scheduling problem is to find a start time s i (k) of every occurrence T i Hanen and Munier [1995] . Figure 2 shows an illustrative example of a simple computation loop with corresponding processing times of operations executed using HSLA arithmetic library (see table in Figure 2(b) ).
Data dependencies of this problem can be modeled by a directed graph G = (T , E). Each task T i ∈ T (node in G)
is characterized by the processing time p i . Edge e ij ∈ E from the node i to j is weighted by a couple of integer constants l ij and h ij . Length l ij represents the minimal distance in clock cycles from the start time of the task T i to the start time of T j and is always greater than zero.
The notions of the length l ij and the processing time p i are useful when we consider the pipelined processors used in both arithmetic libraries HSLA and FP32. The processing time p i represents the time to feed the processor (i.e. new data can be fed to the pipelined processor after p i clock cycles) and length l ij represents the time of computation (i.e. the input-output latency). Therefore, the result of a computation is available after l ij clock cycles. On the other hand, the height h ij specifies a shift of the iteration index (dependence distance) related to the data produced by T i and consumed by T j .
Assuming a periodic schedule with the period w (i.e. the constant repetition time of each task), each edge e ij in graph G represents one precedence relation constraint
where s i denotes the start time of task T i in the first iteration. Figure 2 (c) shows the data dependence graph of the computation loop shown in Figure 2 (a).
The aim of cyclic scheduling Hanen and Munier [1995] is to find a periodic schedule while minimizing the period length w. The scheduling problem is simply solved when the number of processors is not limited, i.e. is sufficiently large. Thereafter, the minimal feasible period w is given by the critical circuit c in graph G, maximizing the ratio
where C(G) denotes a set of cycles in G. Critical circuit can be found in polynomial time, O(n 3 ·log(n)) Hanen and Munier [1995] , and we use this value to determine lower bound of the period length w in our scheduling problem. 
Solution of Cyclic Scheduling on Dedicated Processors by ILP
When the number of processors m is restricted, the cyclic scheduling problem becomes NP-hard Hanen and Munier [1995] . Unfortunately, in our case the number of processors is restricted and the processors are dedicated to execute specific operations (see table in Figure 2 ). Due to the NP-hardness it is meaningful to formulate the scheduling problem as a problem of Integer Linear Programming (ILP), since various ILP algorithms solve instances of reasonable size in reasonable time.
The aim of this subsection is to outline ILP formulation for simple loops. Fore more details seeŠůcha et al. [2004] . This approach is used in next section to schedule nested loops.
The ILP model introduce new variables marked by "ˆ". Let s i be the remainder after division of s i by w and letq i be the integer part of this division. Then s i can be expressed as follows
This notation divides s i intoq i , the index of the execution period, andŝ i , the index within the execution period. The schedule has to obey two kinds of restrictions. The first kind of restriction is given by the precedence constraint (4) corresponding to Inequality (1).
The second kind of restriction are processor constraints (5). They are related to the processor restriction, i.e. at maximum one task is executed at a given time on the dedicated processor P d . The constraint uses a binary decision variablex ij (x ij = 1 when T i is followed by T j andx ij = 0 when T j is followed by T i ).
Using ILP formulation we are able to test the schedule feasibility for a given value of w. In addition, we minimize one of the following objective criterions. One of the simplest objectives is to minimize the iteration overlap by the objective function min Please notice that w is assumed to be a constant in the ILP model (in order to avoid multiplication of two variables). Optimal period w * , the shortest period resulting in a feasible schedule, can be found by formulating one ILP model for each w between the lower and upper bound (explained inŠůcha et al. [2004] ). Moreover, the interval bisection method can be used, since w * is not preceded by any feasible solution (i.e. no w ≤ w * − 1 results in a feasible solution). Therefore, there are, at maximum, log 2 (w upper − w lower ) iterative calls of ILP, where w lower 
PARALLELIZATION OF ALGORITHMS WITH MATRIX OPERATIONS
The data dependencies corresponding to LQ control algorithm (see Section 2) represented as condensed graph G c are shown in Figure 5 . A single node of the condensed graph G c represents the set of tasks performing e.g. vector addition, vector multiplication, scalar addition, .... With respect to further efficient implementation, we do not want to simply expand these nodes into scalar operations but we want to keep them in a vector form intending to implement them as computation loops. The presented approach is based on the expansion of G c to graph G (see Figure 6) , where the first level of nesting is modeled by, so called, united edges and the second and higher level of nesting (for matrix operations) is modeled by the processing time fusion while fully utilizing the corresponding arithmetic unit. Furthermore, G can be scheduled by ILP from Figure  4 while partially fixing the precedence constraints.
Processing Time Fusion
For example, task T 1 in G c computes matrix-matrix multiplication M = P · A. When the multiplication is evaluated in a common form, i.e. row-wise with respect to matrix P, the efficiency of the resource utilization is relatively small. This is caused by the relatively big input-output latency of the twin-adder with respect to the row length. We propose to compute the multiplication in column-wise form Heřmánek et al. [2004] , where all the elements of the k th column of P are multiplied by a k th row of A. The partial sums are stored in the memory. for k=1 to 3 do for i=1 to 3 do for j=1 to 3 do M ij = P ik · A kj end end end
Processing time fusion models second and higher level of nesting (loops over i and j in this example). With respect to implementation in FPGAs (complexity of control logic) the elementary operations of these loops should be processed sequentially without a preemption. Therefore these loops are modeled by one task (T 1,1 in G in Figure 6 ) with processing time equal to length of serialized elementary operations.
When the operations on second and higher level of nesting requires different types of processors (arithmetic units) the elementary operations related to one processor are fussed into one task. Then precedence constraints between these tasks are not longer given by the inequality (1), but they are given by the equation s j − s i = l ij − w · h ij . Such an edge, represented by a dashed line, is called a fixed edge in the rest of this text.
First level of nesting is modeled using united edges, explained below. 
